This paper introduces new technique for efficient calculation of different Shannon information measures which operates Binary Decision Diagrams (BDDs). We offer an algorithm of BDD reordering which demonstrates the improvement of the obtaining outcomes over the existing reordering approaches. The technique and the reordering algorithm have been implemented, and the results on circuits' benchmarks are analyzed. We point out that the results are quite promising, the algorithm is very fast, and it is easy to implement. Finally, we show that our approach to BDD reordering can yield to reduction in the power dissipation for the circuits derived from BDDs.
INTRODUCTION
Over the years, many important problems in digital circuits synthesis and optimization have been approached using concepts from Information Theory. In the different fields of Computer Aided Design (CAD) of digital circuits, one is often faced with the task of computing information measures, especially Shannon entropy, of each of the signal leads in the network. It is quite natural and valuable to consider switching activity in the terms of entropy measures and to use entropy as a complexity characteristic of optimization process [7] . For instance, the dominant part of power dissipation in integrated circuits is the dynamic power dissipation which is directly proportional to the signal switching activity. The problem of estimating switching activity could be solved efficiently if fast procedures for probabilities calculation are available [1] . In our research, we use the approach to compute probabilities based on the idea that the digital circuit is considered as a network with the probabilities of signal occurrence assigned to internal connections and outputs [3, 6] .
The objective of this paper is to develop novel BDD based technique for calculation of different information * Support from the University of Wollongong (AUSTRALIA) and Technical University of Szczecin (POLAND) is acknowledged measures for further application in CAD problems. Additionally, we present an algorithm of BDD reordering which can be applied for the synthesis of low-power circuits derived from BDDs. Among many emerging approaches, digital circuits derived from BDDs are of great interest to engineers and scientists as they compound the junction for the class of low-power dissipation and highly testable circuits. Concepts and techniques developed for circuits derived from BDDs can therefore be extended to other classes of digital circuits. On the whole, results obtained in the study of appliance of information theory may offer useful clues as how to tackle optimization problems concerning the design of digital circuits.
The paper is structured as follows. In Section 2, we briefly review the basic notations of BDDs and information theory. Section 3 introduces a new technique to calculate information measures taking into consideration the assignment of probabilities on the graph representation. Then, we point out applications of this technique to BDD reordering and demonstrate case-study results in Section 4. Section 5 describes the conclusions.
PRELIMINARIES AND ASSUMPTIONS
Consider logic representation of a digital circuit in the form of Boolean function f treated as the mapping B n → B m over the variable set X = {x 1 , · · · , x n }, where B={0,1}. Here, n is the number of variables (inputs), and m is the number of functions (outputs).
Graph-based Representation of Boolean Functions
Binary Decision Diagrams (BDDs) have become the advanced structures in CAD of integrated circuits for representation and manipulation of Boolean functions. BDD is a connected, directed acyclic graph, where:
(i) each non-terminal node corresponds to Shannon expansion S of the function f with respect to variable x (incoming edge) into sub-functions (outgoing edges: edge l and edge r ):
(ii) a starting node is called root; a terminal node is labeled with the leaf value and has no successors; a non-terminal node has exactly two successors.
A BDD is called ordered if the variable x appears in the same order in each path from the root to a terminal node. The size of BDD (number of non-terminal nodes) may vary from linear to exponential depending on variables' order. A BDD is called reduced if it does not contain any nodes either with isomorthic sub-graphs or with both edges pointing to the same node. In our study, we always deal with reduced ordered BDDs (here, simply BDDs).
Information Measures in Digital Circuits
In order to quantify the content of information for a finite field of events A = {a 1 , a 2 , · · · , a n } with probabilities distribution {p(a i )}, i = 1, 2, · · · , n, Shannon introduced the concept of entropy [4] . Entropy of the finite field A is given by
where log denotes the base 2 logarithm function. For two finite fields of events A and B with probability distribution {p(a i )}, i = 1, 2, · · · , n, and {p(b j )}, j = 1, 2, · · · , m, probability of the joint occurrence of a i and b j is joint probability p(a i , b j ), and there is conditional probability, p(a i |b j ) = p(a i , b j )/p(b j ). The conditional entropy of A given B is defined by
In case of Boolean functions, we assume that the set of values of a function f and the set of values of arbitrary variable x are two finite fields [7] . We calculate the probability p |f =b = k |f =b /k, where k |f =b is the number of assignments of values to variables (patterns) for which f = b and k is the total number of assignments. Other probabilities are calculated in the same way. (1) and (2) :
By the same computations we have H(f |x 2 ) = 0.91 bit, H(f |x 3 ) = 0.91 bit.
BDD BASED TECHNIQUE FOR CALCULATION OF INFORMATION MEASURES
First and natural step of calculation of information measures is to determine the probabilities of a function and their subfunctions (see Equations (1) and (2)).
Figure 1: Calculation of output probabilities using BDD
Probability
First attempt to compute the output probabilities was proposed in [1] , where an exact strategy based on BDDs is described which is linear in the size of the corresponding function graph (the size of the graph, however, may be exponential in the number of circuit inputs). The further extension of such BDD traversal in a down-top fashion was the probability assignment algorithm presented in [3] . In the case of completely specified Boolean function f :
, and the output probability of the constant function "1" is 1 (p(leaf |f = 1) = 1) and the output probability of "0" is 0 (p(leaf |f = 0) = 0). Since each node of BDD is an instance of Shannon expansion, for a node representing a function f :
An alternative is to use top-down strategy. The algorithm of probability assignment presented in [6] can be rewritten in our notations as: (i) p(root) = 1 for the nodes of level = 0; (ii) p * (node level+1 ) = p * (edge
) for any node of the level which has exactly v incoming edges; (iii) p(f = 1) = p * (leaf |f = 1) and p(f = 0) = p * (leaf |f = 0). Figure 1(a) . Down-top approach with assigning p(leaf |f = 1) = 1 gives us p(f = 1) = p(root) = 0.625, as shown in Figure 1(b) .
In our exploration, we utilize the modification of the first strategy where the actual output probability of the function f is assigned to the root node. We extend the approach to calculating the output probabilities (Equation (3)) to the following recursive algorithm:
, where p(leaf |f = 1) = 1 and p(leaf |f = 0) = 0. Thus, the output probability be p(f = 1) =p(root) and p(f = 0) =1 − p(root). For generalization the coming next recursive algorithm is proposed:
This algorithm allows to calculate conditional and joint probabilities which are needed for computation of conditional entropy according to Equation (2) . Thus, for joint probability p(f = 1, x = 1) it is needed to set p(x = 1) = 1 and p(x = 0) = 0 before BDD traversal. Such approach allowed us to develop a technique for calculation of the whole range of probabilities using only one BDD traversal. 
Shannon Information Measures
In [2] proposed an algorithm based on symbolic computations for exactly determining the entropies of digital circuits. It was reported that the technique is viable, as proved by the results obtained on a large set of mid-scale functions. This exact approach breaks down when applied to large examples.
Our technique for exact computation of Shannon information measures for Boolean functions represented in the form of BDDs exploits the following. Equation (1) is used for computing the entropy H(f ) of the function f together with the described above algorithm for calculation of output probabilities. The conditional entropy H(f |x) of the function f with respect to the variable x can be simplified using the theorem below:
Theorem 1. The conditional entropy H(f |x) can be calculated by the following equation:
It means that for calculation of conditional entropy we need to compute the entropy of each sub-function. In this case probability must be assigned to every node in BDD in order to distribute the desired output probability to the root. 
BDD REORDERING ALGORITHM
We have realized the described above idea of calculation of information measures to obtain the whole range of information measures using only one BDD traversal, and we utilize these measures for BDD reordering. New BDD order is built taking into consideration the information criterion. The criterion to choose a decomposition variable x for the arbitrary level of BDD is that the conditional entropy of the function f with respect to this variable has to be minimal: Figure 3 gives a sketch of the algorithm for BDD reordering.
Experiments
We have implemented the technique for calculation of information measures and BDD reordering algorithm within CUDD package [5] . We have run experiments on several sets of benchmarks (combinational and sequential circuits) selected from the ISCAS85 and ISCAS89 suite on Pentium III 650Mhz with 64Mb of memory.
In Table 1 , we give the outline of the first set of experiments, where information measures have been calculated (entropy for the first output f 0 and conditional entropy with respect to the first x 0 and second x 1 inputs, all numbers in bits). In Table 2 , we report the second set of investigations, where BDDs have been built for both combinational and sequential circuits using different reordering approaches (window, genetic, sifting and our Inf o R ). We observe that for some benchmarks algorithm Inf o R produces better results than other reordering methods. Variables' order P , µW < x 1 x 2 x 3 > or < x 1 x 3 x 2 > 31.87 < x 2 x 1 x 3 > or < x 3 x 1 x 2 > 45.0 < x 3 x 2 x 1 > or < x 2 x 3 x 1 > 37.50
Information measures
The power consumption for best case is 1.5 times smaller than for the worst case taking into account the same size of BDDs for both cases.
CONCLUDING REMARKS
The purpose of this paper was to investigate possibility to calculate different information measures using BDD. We have presented the BDD based technique for computing of information measures from a theoretical as well as practical perspective.
We can indicate what this problem can be easily solved when Boolean function is represented as BDD.
We have proposed reordering algorithm based on information criterion which provides an improvement in BDD size for some benchmarks in contrast to existing reordering methods. The BDD reordering using information measures was shown to be interesting for further applying in different problems, especially in the area of low-power design of digital circuits derived from BDD. It is hoped that this paper will help to widen the understanding of practical applications of information theoretical concepts.
